ASIC Development & Verification

SBeal@Technology-Mail.com
Tue, 25 May 1999 03:12:40 -0400 (EDT)


Date: Tue, 25 May 1999 03:12:40 -0400 (EDT)
From: SBeal@Technology-Mail.com
Message-Id: <199905250712.DAA00766@mocha.bunyip.com>
To: uri@Bunyip.Com
Subject: ASIC Development & Verification

Dear Colleague:

Our engineers are expert at advanced ASIC design, simulation and verification.  
We operate at the state of the art for density (.25 micron) as well as content 
(on-chip storage).  Some of our most recent projects have involved the 
architecture, simulation, design and verification of Terabit protocol processing 
chips (ATM and IP), Terabit routing and Dense Wave Division Multiplexing 
(DWDM) applications.  We use all of the most popular design tools, including 
VHDL, Verilog, Synopsys, Motive, etc.  Our engineers have created full 
board-level simulation environments and advanced emulation environments.  

With 15+ years of ASIC development experience, we have devised very 
powerful and sophisticated methodologies for verification, quality and schedule 
and risk reduction.

For further information, please call 888-597-9284, leave a message, and one 
of our engineers will return your call.  Or you may e-mail me at 
Sbeal@Technology-Mail.com

*****************
If you do not wish to receive announcements concerning our other technologies,
click here:  mailto:sbeal@technology-mail.com?subject=remove (and send)